A Multigigabit Link Layer Protocol for Single Picosecond Latency Determinism Using AMD Ultrascale+ GTH and GTY Transceivers

          @misc{ scivideos_oai:cds.cern.ch:3025788,
            doi = {},
            url = {https://videos.cern.ch/record/3025788},
            author = {},
            keywords = {},
            language = {en},
            title = {A Multigigabit Link Layer Protocol for Single Picosecond Latency Determinism Using AMD Ultrascale+ GTH and GTY Transceivers},
            publisher = {},
            year = {2026},
            month = {may},
            note = {oai:cds.cern.ch:3025788 see, \url{https://scivideos.org/cern-cds/3025788}}
          }
          

Abstract

Precision timing distribution systems require deterministic and repeatable high speed serial data link latency. The EIC Timing Data Link will employ a specialized link layer protocol for deterministic multigigabit communication using AMD Ultrascale+ GTH and GTY transceivers. Link latency must also be measurable to accurately compensate in real time for latency variations of the physical medium. The point-to-point link is full duplex and fully synchronous with a latency control algorithm to align the internal clocks of each system with picosecond resolution. Deterministic clock domain crossing between systems is ensured using static timing analysis of the elastic buffer control signals.

00:00:00 Slide 1
00:01:02 Slide 2
00:01:39 Slide 3
00:02:03 Slide 4
00:03:41 Slide 5
00:05:15 Slide 6
00:06:24 Slide 7
00:07:13 Slide 8
00:09:04 Slide 9
00:09:45 Slide 10
00:10:06 Slide 11
00:11:02 Slide 12
00:12:36 Slide 13
00:13:45 Slide 14
00:15:12 Slide 15
00:15:43 Slide 16
00:16:28 Slide 17
00:17:42 Slide 18
00:19:13 Slide 19
00:19:58 Slide 20
00:20:36 Slide 21
00:21:36 Slide 22
00:22:25 Slide 23
00:23:32 Slide 24